

6. A delay circuit comprising:
an inverter circuit controlled by a clock signal to which a first pulse signal is supplied;
and

a logic circuit to which a second pulse signal outputted from said inverter circuit and an inverted signal of said first pulse signal are supplied, wherein

said inverter circuit changes a pulse width of said first pulse signal in a direction opposite to a direction in which a pulse width of a third pulse signal outputted from said logic circuit changes.

Added
A4

Added
C8

10003312-120501